Show simple item record

dc.contributor.authorThulukkameetheen, Mohideen Raiz
dc.date.accessioned2014-01-31T19:43:55Z
dc.date.available2014-01-31T19:43:55Z
dc.date.issued2014-01-31
dc.identifier.urihttp://hdl.handle.net/10222/44103
dc.description.abstractIn this work a low voltage and highly linear current-mode current to delay (CTD) converter is presented. The proposed current to delay converter has the improved linearity of about 23.5% when compared with a conventional–delay inverter over the input dynamic current range of 50µA. When used as front-end block in current-mode delay-mode analog to digital converter an 11-bit resolution is obtained. The design is implemented in TSMC 90 nm CMOS technology. Monte Carlo analysis and process corner analysis is performed on the proposed circuit to analyze the amount of mismatch that will degrade the performance of the circuit in a system level. A Process, Voltage, and Temperature (PVT) variation insensitive circuit is used to bias the designed CTD converter to obtain 57% reduction of variation when compared with the simple current mode biasing technique.en_US
dc.language.isoenen_US
dc.subjectCurrent Starved Inverter, 1/x circuit, Process Invariant circuit,current mirroren_US
dc.titleHighly Linear Current to Delay converter and its application in ADC designen_US
dc.date.defence2014-01-23
dc.contributor.departmentDepartment of Electrical & Computer Engineeringen_US
dc.contributor.degreeMaster of Applied Scienceen_US
dc.contributor.external-examinerDr. William Phillipsen_US
dc.contributor.graduate-coordinatorDr.Jacek ilowen_US
dc.contributor.thesis-readerDr. Jason Guen_US
dc.contributor.thesis-supervisorDr. Kamal El-Sankaryen_US
dc.contributor.ethics-approvalNot Applicableen_US
dc.contributor.manuscriptsNot Applicableen_US
dc.contributor.copyright-releaseNot Applicableen_US
 Find Full text

Files in this item

Thumbnail

This item appears in the following Collection(s)

Show simple item record